

M.Sc. Sem III

MPHYC - ~~12~~ 12

electronics II

OP-amp

Dr. Shiva Kant Mishra

Dept. of Physics IITJCT

Individual Sequential Logic circuits can be used to build more complex circuits such as Multivibrators, Counters, Shift Registers Latches & Memories.

But for these types of circuits to operate in a sequential way they require the addition of some form of clock pulse or timing signal to cause them to change their state. Clock pulses are generally continuous square or rectangular shaped waveform which are produced by a single pulse generator circuit such as a multivibrator.

A multivibrator circuit oscillates between a "High" state and a "Low" state producing a continuous output.

There are basically three types of clock pulse generation circuits.

- 1.) Astable :- A free-running multivibrator that has no stable states but switches continuously between two states. This action produces a train of square wave pulses at a fixed known frequency.
- 2.) Monostable - A one-shot multivibrator that has only ONE stable state as once externally triggered it returns back to its first stable state.
- 3.) Bistable - A flip-flop that has two stable states producing a single pulse either HIGH or LOW in value.

one way of producing a very simple clock signal is by the interconnection of digital logic gates. As NAND gates contain current amplification, they can also be used to provide a suitable clock signal or timing pulse with the aid of a single capacitor and resistor to provide the required feedback and timing functions.

These timing circuits are often used because of their simplicity and are also useful if a logic circuit once designed has some unused gates which can be utilized to create a monostable or astable oscillator. This simple type of RC oscillator network is sometimes called a "Relaxation Oscillator".


Monostable Multivibrator Circuits :-

Monostable multivibrators or "one shot" pulse generators are generally used to convert short sharp pulses into much wider ones for timing applications. Monostable multivibrators generate a single output pulse, either "HIGH" or "LOW", when a suitable external trigger signal or start pulse T is applied.

This trigger pulse signal initiates a timing cycle which causes the output of the monostable to change state at the start of the timing cycle (t_1). The output remains in this second state until the end of the timing period (t_2) which is determined by the time constant of the timing capacitor C_T and the resistor, R_T .

The monostable multivibrator now stays in this second timing state until the end of the RC time constant and automatically "resets" or returns itself back to its original (stable) state. Then a monostable circuit has only one stable state which is its idle or rest state. A more common name for this type of circuit is simply a "Flip Flop" as it can be made from two cross-coupled NAND gates (or NOR gates) as we have seen previously consider the circuit below.

Simple NAND gate Monostable Circuit :-



Teacher's Signature _____

Suppose that initially the trigger input T is held HIGH at logic level '1' by the resistor R_1 , so that the output from the first NAND gate U_1 is LOW at logic level "0". The timing resistor R_T is connected to a voltage level equal to logic level "0", which will cause the capacitor, C_T to be fully discharged. The output of U_1 is therefore LOW. As the timing capacitor is completely discharged, junction V_1 will also be equal to "0" resulting in the output from the 2nd NAND gate U_2 , which is connected as an inverting NOT gate to be HIGH (logic 1).

The output from the 2nd NAND gate (U_2) is fed back to one input of U_1 to provide the necessary +ve feedback. Since the junction V_1 and the O/T of U_1 are both at logic "0" no current flows in the timing capacitor C_T . This results in the circuit being stable and it will remain in this stable state until a trigger input T is applied.

If a -ve pulse is now applied either externally or by the action of the push button to the trigger input of the NAND gate U_1 , the O/T of U_1 will go HIGH to logic "1".

Since the voltage across the capacitor cannot change instantaneously this will cause the junction at V_1 and also the input to U_2 to go HIGH, which in turn will make the O/T of the NAND gate U_2 change state to logic 0.

The circuit will now remain in this 2nd ~~and~~ timing state even if the trigger input pulse T is removed. This is known as the Meta-stable state.

The voltage across the capacitor will now increase as the capacitor C_T starts to charge up from the HIGH output of V_1 at a time constant determined by the resistor/capacitor combination. This charging process continues until the charging current is unable to hold the input of V_2 and therefore junction V_1 HIGH.

When this happens, the output of V_2 switches HIGH again, logic-1 which in turn causes the output of V_1 to go ~~LOW~~ LOW and the capacitor discharges into the output of V_1 under the influence of resistor R_T . The circuit has now switched back to its original stable state.

Thus for each -ve going trigger pulse, the monostable multivibrator circuit produces a LOW going output pulse. The length of the output time period is determined by the capacitor/resistor combination and is given as the time constant $T = 0.69 RC$ of the circuit in seconds. Since the input impedance of the NAND gates is very high, large timing periods can be achieved.

As well as the NAND gate monostable type circuit above, it is also possible to

build simple monostable timing circuits that start their timing sequence from the rising-edge of the trigger pulse using NOT gates, NAND gates and NOR gates connected as inverters as shown below —